



JCT_Block Diagram_Secure SKU



PAGE	TITLE
01	BLOCK DIAGRAM
02	REF PAGE
03	CPU(1) _DMI,DP,PEG,FDI***
04	CPU(2) _MISC,JTAG,DDI.EDP
05	CPU(3) _DDR3-rs
06	CPU(4) _HSW POWER
07	CPU(5) _****
08	CPU(6) _GND
09	CPU(7) _RESERVED
10	CPU_PCH_XDP
14	DDR3L-rs(1) _MEMORY DOWN
15	DDR3L-rs(2) _MEMORY DOWN
16	DDR3L-rs(3) _MEMORY DOWN
17	DDR3L-rs(4) _MEMORY DOWN
18	DDR3L-rs(5) _CA/DQ Voltage
19	VID Controller ****
20	PCH(1) _SATA,IHDA,RTC
21	PCH(2) _CLK,SMB,LPC
22	PCH(3) _FDI,DMI,SYS PWR
23	PCH(4) _DP,PCI,CRT
24	PCH(5) _PCIE,NVRAM,USB
25	PCH(6) _CPU,GPIO,MISC
26	PCH(7) _POWER,GND
27	PCH(8) _***
28	PCH(9) _SPI,SMB
30	EC_MEC1641
31	EC_MSP430
32	RST_Reset Circuit
36	AUD(1) _DSP ALC5505
37	AUD(2) _ALC3223
38	AUD(3) _PWR / JACK
39	AUD(4) _Docking Headphone
44	BUG_Debug
45	eDP_Connector
46	CAMERA / LED Flash Driver
50	THERMAL / FAN


PAGE	TITLE
52	Micro USB charging detect
53	NGFF_WLAN
54	NGFF_WWAN
55	NGFF_SSD
56	Volume Switch
57	Discharge
58	SENSOR HUB / SENSOR x3
59	PROXIMITY SENSOR
60	DC_DC/BAT_CONN
62	TPM
63	USB3.0 connector
65	ME_CONN,Skew Hole
66	VIBRATOR CONTROLLER
67	NFC
68	DB_CONN
69	HDMI Repeater
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_+1.05VSUS
83	POWER_DDR & VTT
84	POWER_1.5V & 1.8VS
87	POWER_+12VUSB
88	POWER_CHARGER
89	POWER_LED_DRIVER
90	POWER_DETECT
91	POWER_LOAD_SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
95	POWER_HISTORY
96	Power On Sequence
97	I2C/SMBus/Thermal sense MAP
98	POWER_TREE_DDR3L-RS

I2C/SMBUS Block Diagram




I/O Port Mapping

PCIE 1		USB2.0 0 DOCK	USB3.0 0 DOCK	SATA 0 SSD
PCIE 2		USB2.0 1 USB3.0 (Debug Use)	USB3.0 1 USB3.0	SATA 1
PCIE 3	NGFF (WLAN)	USB2.0 2 CAMERA_2M		SATA 2
PCIE 4	Card Reader	USB2.0 3 POGO		
PCIE 5		USB2.0 4 CAMERA_8M		
PCIE 6		USB2.0 5 WWAN		
		USB2.0 6 WLAN		
		USB2.0 7 USB HUB		



<Variant Name>

PEGATRON		Title	PU(1)_DMI,DP,PEG,FDI
PEGATRON CORPORATION		Engineer:	Chinhung_Wang
Size	Project Name		Rev
A3	Junction		2.2
Date: Tuesday, September 24, 2013		Sheet	3 of 98



R1.0 PU/PD for JTAG signals


R1d


R2

R9




DDI Port 1: Mini HDMI
DDI Port 2: Dock
DDI signals Mapping, check 502636

eDP x 4












PEGATRON		Title : CPU(5)_****	
PEGATRON CORPORATION		Engineer: Chinhung_Wang	
Size	Project Name		Rev
A3	Junction		2.2
Date: Tuesday, September 24, 2013		Sheet	7 of 98




Intel recommend (R1.0 on 9/10)
XDP pin 40, 42/HOOK4, 5 should be left Open, unstuff R1006, R1007.











DDR3L Vref

M3: CPU driven VREF path is stuffed by default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off




Intel 0203
M3+M1: Default Recommendation



<Variant Name>


PEGATRON Title : DDR3_rs(5)_CA/DQ Volta
PEGATRON CORPORATION Engineer: Chinhung_Wang

Size A3	Project Name Junction	Rev 2.2
Date: Tuesday, September 24, 2013		Sheet 18 of 98














PEGATRON		Title : VID Controller	
PEGATRON CORPORATION		Engineer: Chinhung_Wang	
Size	Project Name		Rev
A3	Junction		2.2
Date: Tuesday, September 24, 2013		Sheet	19 of 98

R2003 1 2 20KOhm




<i>TPM Settings</i>	<i>JRST2001</i>
<i>Clear ME RTC Registers</i>	<i>Shunt</i>
<i>Keep ME RTC Registers</i>	<i>Open (Default)</i>


INTVRMEN: Integrated SUS
1.05V VRM Enables
Low: Enable External VRs
High:Enable Internal VRs




PEGATRON Title : PCH(1)_SATA,IHDA,


PEGATRON CORPORATION		Engineer:	Chinhung_Wang
Size A3	Project Name Junction		Rev 2.2
Date:	Tuesday, September 24, 2013	Sheet	20 of 98





CARD READER





TLS CONFIDENTIALITY Strap information:
DISABLED = EMPTY R2519 (DEFAULT)
ENABLED = STUFF R2519
R2540 should link to +VCCDSW (GPIO12 is DSW rail)
Stuff -> non Intel LAN
No stuff -> Intel LAN(Pull up on chip side)

GPIO need to pull high to power
with 10Kohm if unused

STP_A16OVR:
A16 swap override Strap/
Top-Block swap override jumper
High=Enabled A16 swap override/
Top-Block swap override
Low=Default

Boot BIOS Strap	
BBS_BIT0	Boot BIOS Location
1	LPC
0	SPI (PCH)


Sampled on rising edge of PWROK.


BBS_BIT0 10KOhm 2 1 R2501
BBS_BIT0 R2574 1 1 R2501

	PCB_ID2	PCB_ID1	PCB_ID0
Enterprise/8G	0	0	1
Enterprise/4G	0	1	1
Secure/8G	1	0	1
Secure/4G	1	1	1

	MEM_ID0	MEM_ID1
Micron	0	0
Hynix	0	1

	MB_ID1	MB_ID0
SB2	1	1
SB3	1	0
SB3.5	0	1
MV	0	0






PEGATRON		Title : PCH(7)_POWER,GND	
PEGATRON CORPORATION		Engineer: Chinhung_Wang	
Size A3	Project Name Junction	Rev 2.2	
Date: Tuesday, September 24, 2013		Sheet	27 of 98

PCH SPI ROM


+3VA_EC reserved for share ROM



PCH SMBus


PCH


EC




SMBUS Link device

PCH








Thermal Policy




RESET Key












Docking Headphone out




LPC Debug Port






SPI Debug Port



JTAG Debug Port









DDR,VR Thermal Sensor


U5001 Close to DDR,U5003 Close to VR




**Non stuff R5006 & D5002; stuff R5007 to enable Reset IC
R1.0 on 9/10**


FAN,BKLT Thermal Sensor

U5003 Close to LED Driver(U8901)




PWM FAN







MidLand

PEGATRON		Title : uUSB charging detect	
PEGATRON CORPORATION		Engineer: Chinhung_Wang	
Size A3	Project Name Junction	Rev 2.2	
Date: Tuesday, September 24, 2013		Sheet	52 of 98








MidLand


PEGATRON		Title : Volume Switch	
PEGATRON CORPORATION		Engineer: Chinhung_Wang	
Size A3	Project Name Junction	Date: Tuesday, September 24, 2013	Rev 2.2
Sheet 56 of 98			



Sensor Hub

PA1	PA2	PA3	PA4	PA5	PA6
1	0	0	0	0	0
L3GD20					

G-sensor and E-compass





[illegible]


Schematic diagram showing the LIDSW# signal path:

- +3V0** input connected to **R5915** (1 Ohm).
- R5915** connects to pin 1 of **U5903** (**AH180-WG-7**).
- Pin 2 of **U5903** is connected to **GND**.
- The output of **U5903** (pin 3) is labeled **LIDS#**.
- LIDS#** passes through a diode **D5901** (1.25V/0.15A) to **GND**.
- LIDS#** also passes through resistor **R5914** (33 Ohm).
- The signal then enters pin 1 of **U5913** (**I2C_INT#_SH_R**).
- Pull-up resistor **R5913** (10K Ohm) connects **U5913** pin 1 to **+3VA_HALL**.
- The output of **U5913** (pin 2) is labeled **LID_SW#**.
- Capacitors **C5913** (0.1uF/10V) and **C5914** (10PF/50V) are shown connected to ground.
- Capacitor **C5915** (0.01uF/25V) is also shown connected to ground.


Battery Connector









Chagall Support Matel




Scrow hole 3.8mm X 6.0mm




Scrow hole 1.8mm X 4.4mm



NUT H=2.3mm D=4 M1.6




Tooling Hole 2.0mm*2.5mm




Tooling Hole 2.0mm






NUT H=6.95mm D=4 M1.6






NUT




BOTTOM SHIELDING



TOP SHIELDING






<Variant Name>


PEGATRON		Title : VIBRATOR	
PEGATRON CORPORATION		Engineer: Chinhung_Wang	
Size	Project Name		Rev
A3	Junction		2.2
Date: Tuesday, September 24, 2013		Sheet	66 of 98




IO Board Conn (uSIM / Card reader / mini HDMI / uUSB2.0 / DMIC)




POWER BOTTOM




Smart Card/Finger Print Conn




IO Board Conn (DOCK / POGO signal)




IO Board Conn (USB3.0)




IO Board Conn (DOCK / POGO power)






Shark bay ULV




+5V0 & +3V0 POWER SUPPLY






+1.05VS/+1.05VSUS POWER SUPPLY

```
8/7 +1.05V0 enable from Susb change to Vsus_on;
+1.05VUSU&PGD is for intel XDP/debug
```



+1.35V POWER SUPPLY




Vref=0.6V




+0.675VS POWER SUPPLY

NB675


	EN1	EN2	VDDQ	VTTREF	VTT
S0	H	H	ON	ON	ON
S3	L	H	ON	ON	OFF
S4/S5	L	L	OFF	OFF	OFF



1.5V POWER SUPPLY



+1.8V POWER SUPPLY



<Variant Name>



PEGATRON Title: POWER_1.8VS/+1.5V

Engineer:


Size Project Name Rev 1.0




Date: Tuesday, September 24, 2013 Sheet 84 of 96

uUSB BOOST




BATTERY CHARGER





- 24W dual voltage or 45W adapter:
 - De-assert "AD_PENF",
 - De-assert "AD_24W_30W_45W"
 - $V_{Ipeak-dual} = 1.752V$
 - $I_{peak-dual} = 2.214A$
- AC via Penfolds dock:
 - Assert "AD_PENF"
 - De-assert "AD_24W_30W_45W"
 - $V_{Ipeak-penfold} = 1.193V$
 - $I_{peak-penfold} = 1.507A$
- Battery only: (Tablet or KB Dock Battery.)
 - De-assert "AD_PENF"
 - Assert "AD_24W_30W_45W"
 - $V_{Ipeak-battery} = 1.193V$
 - $I_{peak-dual} = 7.537A$



<Variant Name>

PEGATRON Title : POWER_DETECT		
Engineer: Eve_Kuo		
Size	Project Name	Rev
Custom	Junction	1.0
Date: Tuesday, September 24, 2013 Sheet 90 of 96		

SUS#_PWR POWER

+3VS (Max: 4.33936A)

+5VS (Max: 0.5527A)

+1.5VS (Max: 0.06A)

+1.05VS (Max: 4.4A)

+12VS (Max: 0.01A)

SUS# PWR

The schematic diagram illustrates the power supply section of the ADAS-100 evaluation board. It shows the connection of a +3VSDS DS3 (Max: 0.037A) and a +12VSDS source to the board's power pins. The circuit includes resistors R9123 (0Ω), Q9108 (RFMLB244TRBF), Q9131 (47PF/50V), C9130 (0.033uF/16V), R9110 (250kΩ), R9118 (560kΩ), and R9127 (560kΩ). It also features capacitors C9402 (small, 5%), C9403 (small, 10%), and C9404 (small, 5%). The diagram shows the internal connections between the board's pins and the internal components, including the 22.30 SLP_SUS pin.

[illegible]

30,57,92 SUSB_EC#

82,83,84,92,93 SUSB#_PWR#


T9122 TPC26T

T9118 TPC26T

SP9100@nb_r0402 short_5mil_small

Size	Project Name	Rev
Custom	Junction	1.0
Date: Tuesday, September 24, 2013		Sheet 91 of 98

POWER GOOD DETECTOR



<Variant Name>


PEGATRON Title : POWER_PROTECT

Engineer:

Size Custom	Project Name Junction	Rev 1.0
Date: Tuesday, September 24, 2013 Sheet 92 of 96		

Date: Tuesday, September 24, 2013 Sheet 92 of 96

FOR POWER TEST




+V CORE → +V CORE 6,57,80

<Variant Name>		
PEGATRON		
Title : POWER_SIGNAL		
Engineer: Eve_Kuo		
Size	Project Name	Rev
Custom	Junction	1.0
Date: Tuesday, September 24, 2013	Sheet 93 of 96	1

Modify notice	
Version	Date
Description	
2012/10/22	<p>使用料修改</p> <p>1.CR109,CR119 1AV600000003 =>1AV500000015 10UF/25V 0805</p> <p>2.R8000,R8104,R8107,R8201,R8221,R8407,R8412 10V240000009=>10V740000005 100M</p> <p>3.CR130,CR139,CR134,CR101,CR411,CR404,CR414,CR427,CR411,CR413 1AV200000014=>1AV3000000207 0.10F/25V 0403</p> <p>4.CR101,CR100 1AV200000014=>1AV200000038 10F/6.3V 0402</p> <p>1.Add SR8002,3P8007,3P8108,3P8205,3P8306,SR8004B,R8401</p> <p>Delete R8029,R8102,R8205,R8311,R8413,R8410</p> <p>2.Add FR600</p>
2012/10/24	<p>1.Delete 3P8002</p> <p>2.R8016 CHANGE TO 100KOHM</p> <p>3.R8020 Change to 100ohm</p> <p>4.R8004 Change to 100ohm</p> <p>5.R8004 Change to 200ohm</p> <p>6.C8006 Change to 2200pf</p> <p>7.Change page 80 GND_VCORE to GND</p>
2012/10/26	<p>1.CR100,CR101 Change to 4.7uF/6.3V</p> <p>2.C8208 CHANGE TO 2700PF/50V</p> <p>3.CR306 CHANGE TO 330PF/50V 0402</p>
2012/10/26 15:00	<p>1. Remove SR8301, and add SR322</p>
2012/10/31	<p>1.CR306 CHANGE TO 220PF/50V 0402</p> <p>2.</p> <p>3.</p>
<div><div>PEGATRON</div><div>Title : Power History</div><div>Register File Path</div><div>Revision Junction</div><div>Rev</div><div>Rev</div></div>	

Power On Sequence Diagram G3-S0


(non Deep Sx Platform)



Power On Sequence

1 → 19

THERMAL SENSE MAP



I2C_SMBus_Thermal Sense MAP

PEGATRON		Title :	
PEGATRON CORPORATION		Engineer: Chnhung_Wang	
Size	Project Name	Rev	
A3	Junction	2.2	
Date: Tuesday, September 24, 2013		Sheet	97 of 98

